Senior academic job offers

1651-1675 of 2,252 jobs

Sort by
City
  • Toronto  446
  • Vancouver  127
  • Montréal  75
  • Ottawa  63
  • Calgary  57
  • Mississauga  57
  • Edmonton  47
  • Halifax  44
  • Markham  42
  • St. Catharines  36
Province
  • Ontario  1,110
  • British Columbia  311
  • Quebec  254
  • Alberta  141
  • Nova Scotia  83
  • Manitoba  43
  • New Brunswick  40
  • Saskatchewan  35
  • Newfoundland and Labrador  9
  • Yukon  1
Profession
  • Design Engineer  288
  • Director  96
  • Senior Engineer  69
  • Instructor  47
  • Senior Consultant  45
  • Financial Analyst  39
  • Analyst  34
  • Supply Chain Manager  34
  • Case Manager  32
  • Engineering Manager  31
company
  • canonical  39
  • pepsico  32
  • william osler health system  28
  • national bank  21
  • university toronto  19
  • winnipeg regional health authority  15
  • deloitte  14
  • lancesoft  11
  • brp  10
  • vancouver coastal health  7
Contract Type
  • Contract  10
  • Freelance  98
  • Internship  89
  • Per Diem
  • Permanent  34
  • Temporary  24
  • To be determined
  • Volunteer
Working hours
  • Full-time  16
  • Part-time  13
Experience
  • 0+
  • 1+
  • 2+
  • 3+
  • 4+
  • 5+
Salary
to
Publication date
  • Today  347
  • Within the last 7 days  2,090
  • (HA-087) - Senior IC Digital Design Engineer

    new StarIC Mirabel, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 35 minutes ago in Kitjob

    Report
  • (FJA-303) Senior IC Digital Design Engineer

    new StarIC Montréal-Nord, Montréal, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 27 minutes ago in Kitjob

    Report
  • F669 Senior IC Digital Design Engineer

    new StarIC Cambridge, ON  +2 locations

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 37 minutes ago in Kitjob

    Report
  • RT846 Senior IC Digital Design Engineer

    new StarIC Fulford, Fulford

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 27 minutes ago in Kitjob

    Report
  • Senior IC Digital Design Engineer - [YC-340]

    new StarIC Québec, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • Senior IC Digital Design Engineer - (JDI996)

    new StarIC Québec, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • Senior IC Digital Design Engineer BZM-672

    new StarIC Québec, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • Senior IC Digital Design Engineer - JAR-543

    new StarIC St-Augustin-de-Desmaures, QC  +1 Location

    ...(academic work will be considered). Experience in VHDL and/or Verilog design and simulation. Front-End tools experience (Synopsys, Cadence and/or Mentor’s...
    22 h 30 minutes ago in Kitjob

    Report
  • Senior IC Digital Design Engineer WW042

    new StarIC Sherbrooke, QC  +1 Location

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 54 minutes ago in Kitjob

    Report
  • Senior IC Digital Design Engineer - HL-935

    new StarIC Saskatoon, SK

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 38 minutes ago in Kitjob

    Report
  • Senior IC Digital Design Engineer | I-922

    new StarIC Calgary, AB  +6 locations

    ...(academic work will be considered). Experience in VHDL and/or Verilog design and simulation. Front-End tools experience (Synopsys, Cadence and/or Mentor’s...
    22 h 37 minutes ago in Kitjob

    Report
  • [IAB-575] - Senior IC Digital Design Engineer

    new StarIC Burlington, ON

    ...(academic work will be considered). Experience in VHDL and/or Verilog design and simulation. Front-End tools experience (Synopsys, Cadence and/or Mentor’s...
    22 h 52 minutes ago in Kitjob

    Report
  • NPW250 Senior IC Digital Design Engineer

    new StarIC Sherbrooke, QC  +2 locations

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 32 minutes ago in Kitjob

    Report
  • Senior IC Digital Design Engineer | DBP907

    new StarIC Mercier, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 37 minutes ago in Kitjob

    Report
  • (NI-411) Senior IC Digital Design Engineer

    new StarIC Dartmouth, NS

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • Senior IC Digital Design Engineer | SXQ-006

    new StarIC Calgary, AB  +1 Location

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 31 minutes ago in Kitjob

    Report
  • (QHB072) | Senior IC Digital Design Engineer

    new StarIC Québec, QC  +1 Location

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • Senior IC Digital Design Engineer | [MID-732]

    new StarIC Québec, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • [Z707] - Senior IC Digital Design Engineer

    new StarIC Guelph, ON  +3 locations

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 59 minutes ago in Kitjob

    Report
  • [LEW135] | Senior IC Digital Design Engineer

    new StarIC Québec, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    1 day ago in Kitjob

    Report
  • Senior IC Digital Design Engineer ANM084

    new StarIC Bonaventure, QC

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 33 minutes ago in Kitjob

    Report
  • [TWN050] - Senior IC Digital Design Engineer

    new StarIC Newmarket, ON

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 29 minutes ago in Kitjob

    Report
  • Senior IC Digital Design Engineer W-129

    new StarIC Brossard, QC  +1 Location

    ...(academic work will be considered). Experience in VHDL and/or Verilog design and simulation. Front-End tools experience (Synopsys, Cadence and/or Mentor’s...
    1 day ago in Kitjob

    Report
  • P-122 - Senior IC Digital Design Engineer

    new StarIC Québec, QC  +2 locations

    ...(academic work will be considered) Experience in VHDL and/or Verilog design and simulation Front-End tools experience (Synopsys, Cadence and/or Mentor’s)...
    22 h 56 minutes ago in Kitjob

    Report
  • [VSH049] - Senior IC Digital Design Engineer

    new StarIC Langley, BC  +2 locations

    ...(academic work will be considered). Experience in VHDL and/or Verilog design and simulation. Front-End tools experience (Synopsys, Cadence and/or Mentor’s...
    22 h 50 minutes ago in Kitjob

    Report

« Previous 64 65 66 67 68 69 70 Next »

Senior academic job offers

Receive alerts for this search