233 design engineer job offers in Vancouver, BC
26-50 of 233 jobs
- Aerospace Design Engineer 51
- Design Engineer
- Electrical Technician 200
- Engineers Electrical Mechanical 115
- Process Engineer 32
- Qa Analyst 63
- Quality Control Inspector 5
- Quality Engineer 12
- Safety Coordinator 13
- Senior Mechanical Engineer 37
- Welding Engineer 12
- Burnaby 14
- Coquitlam 27
- Delta 22
- Langley 71
- Maple Ridge 5
- New Westminster 14
- North Vancouver 44
- Port Coquitlam 3
- Richmond 15
- Surrey 124
- Vancouver
- intel 10
- eteam 6
- amd 3
- ballard power systems 1
- e-solutions 1
- stantec 1
- Contract
- Freelance
- Internship
- Per Diem
- Permanent
- Temporary
- To be determined
- Volunteer
- Full-time
- Part-time
- Today 10
- Within the last 7 days 155
-
Design Verification Engineer
Advanced Micro Devices Greater Vancouver, Vancouver, BC +1 Location
...PREFERRED EXPERIENCE: Strong background in ASIC Design Flow Expertise in Design Verification Proficient in Verilog and System Verilog Experience verifying
8 days ago in JobillicoReport -
Transportation Planning Engineer, Infrastructure | Design...
Outpost Recruitment Vancouver, BC
Posted 3 days ago Leading Consultancy focused on civil engineering and design and project management across Canada Our Client, a leading employee owned civil...
25 days ago in whatjobsReport -
Senior System Design and Test Engineer
Vancouver, BC
Senior System Design and Test Engineer page is loaded Senior System Design and Test Engineer Apply locations Vancouver time type Full time posted on Posted 9...
30+ days ago in JobleadsReport -
Major Projects Engineer (Design Manager) - Transportation...
Vancouver, BC +1 Location
Major Projects Engineer (Design Manager). Transportation Infrastructure. (2400---U) Description Come join our Transportation Major Projects Team and work...
8 days ago in JobleadsReport -
Design and Digital project Specialist
Vancouver, BC
...design and production of branded collateral and experiences for all organizational purposes. Lead key projects including briefing and scoping all...
30+ days ago in JobleadsReport -
Senior Silicon Design Engineer - Memory Subsystem Design...
Advanced Micro Devices Greater Vancouver, Vancouver, BC
...and inclusive of diverse perspectives. AMD together we advance_ THE ROLE: The Memory IO team is looking for passionate and experienced RTL design...
8 days ago in JobillicoReport -
Intermediate RF Design Engineer to support 5G deployment...
Agence Greater Vancouver, Vancouver, BC
Our Telecommunications Client is looking for an Intermediate RF Design Engineer to support 5G deployment and RF design for Fixed Wireless in rural...
20 days ago in JobillicoReport -
QKJ666 RTL Design Engineer
Wipro Vancouver, BC
Job Title: Senior RTL Engineer Location: Vancouver, British Columbia, Canada Permanent Hire Job Description: 8 to 15 years of Experience. Logic design...
7 days ago in KitjobReport -
(Y403) | Validation - Design Engineer
Wipro Vancouver, BC
Job Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15...
8 days ago in KitjobReport -
Validation - Design Engineer (Y270)
Wipro Vancouver, BC
Job Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15...
5 days ago in KitjobReport -
[R768] Validation - Design Engineer
Wipro Vancouver, BC
Job Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15...
2 days ago in KitjobReport -
Validation - Design Engineer (MY305)
Wipro Vancouver, BC
Job Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15...
9 days ago in KitjobReport -
(SP852) Validation - Design Engineer
Wipro Vancouver, BC
Job Title: Lead Design Verification Engineer (4 openings) Duration: Fulltime Location: Vancouver, British Columbia, Canada (Onsite only) Experience: 8 to 15...
10 days ago in KitjobReport -
F977 RTL Design Engineer
Wipro Vancouver, BC
Job Title: Senior RTL Engineer Location: Vancouver, British Columbia, Canada Permanent Hire Job Description: 8 to 15 years of Experience. Logic design...
5 days ago in KitjobReport -
(GK504) RTL Design Engineer
Wipro Vancouver, BC
Job Title: Senior RTL Engineer Location: Vancouver, British Columbia, Canada Permanent Hire Job Description: 8 to 15 years of Experience. Logic design...
4 days ago in KitjobReport -
[JJ057] - RTL Design Engineer
Wipro Vancouver, BC
Job Title: Senior RTL Engineer Location: Vancouver, British Columbia, Canada Permanent Hire Job Description: 8 to 15 years of Experience. Logic design...
4 days ago in KitjobReport -
JHP970 | FPGA Design Engineer
new E-solutions Vancouver, BC
FPGA Design Engineer Vancouver, BC Job Description: Experience in Design and verification with strong focus on digital logic using FPGAs, integration, and...
1 day ago in KitjobReport -
RTL Design Engineer [QGS935]
Wipro Vancouver, BC
Job Title: Senior RTL EngineerLocation: Vancouver, British Columbia, CanadaPermanent HireJob Description: 8 to 15 years of Experience. Logic design...
10 days ago in KitjobReport -
Design Engineer - Software Job | (Z168)
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
8 days ago in KitjobReport -
(XT550) | Design Engineer - Software Job
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
3 days ago in KitjobReport -
[DDH399] - Digital Design Engineer
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
3 days ago in KitjobReport -
Design Engineer - Software Job - [T052]
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
9 days ago in KitjobReport -
Design Engineer - Software Job - (JL366)
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
6 days ago in KitjobReport -
[J53] Design Engineer - Software Job
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
4 days ago in KitjobReport -
Digital Design Engineer | (HX338)
Solidigm Vancouver, BC
...SystemVerilog Familiarity with standard ASIC/SoC design flows including synthesis, DFT, STA, UPF, and ECO flows Experience in low-power design techniques
7 days ago in KitjobReport
Receive alerts for this search